I. INTRODUCTION
I N THE framework of the ITER Control Breakdown Structure (CBS) [1] , one or many Plant System Instrumentation & Control (I&C) [2] is all the hardware and software required to control one plant systems. ITER Organization (IO) has developed several use case examples for diagnostics I&C that fully comply with standards, guidelines, and methodology presented in the Plant Control Design Handbook (PCDH) [3] . One such use case is for neutron diagnostics, specifically the Fission Chambers (FC), which deliver time-resolved measurements of the total neutron flux and emissivity from Deuterium-Tritium (DT) plasmas. The FC diagnostic supplements in the assessment of ITER's performance by providing evaluation of the neutron source strength and fusion power.
ITER deploys a total of four fission chamber units installed on the vacuum vessel behind blanket modules #12 and #17 [4] . These upper and lower poloidal positions have evidenced to be less sensitive to changes in the plasma position and neutron source profile. For redundancy, fission chamber units are also installed in two toroidal positions, located in Sect #1 and Sect #6. Each FC unit consists of three individual neutron detectors. Two detectors contain Uranium-235 ( 235 U) for Neutron detection, while the third non-fissile detector acts as a control to identify background from gamma-rays and other sources. Mineral insulated cables transmit detector signals through upper ports #2 and #12, where they undergo pre-amplification and amplification before being routed to the diagnostics building [5] . FC I&C hardware in the diagnostics room carries out additional signal conditioning, along with data acquisition, processing, and reporting to the ITER control system (CODAC).
As a component of FC I&C hardware, the Fast Plant Controller (PCF) is responsible for acquiring and processing signals arriving from the detectors. Because ITER is expected to generate a total neutron flux ranging from 10 17 ∼ 7.5 × 10 20 neutrons/s, the PCF for the FC diagnostic must be capable of measuring detector count rates that span many orders of magnitude. Detector pulses have durations of approximately 100 ns, which can be counted individually at sufficiently low pulse rates. However, at rates approaching 10 6 counts/s, individual pulses become indiscernible due to pulse pile-up. For this reason, campbelling and current counting methods are used to provide consistent measurements for rates exceeding 10 5 counts/s [6] . Diagnostic measurements are reported to the Plasma Control System (PCS) every 1 ms over the Synchronous Data Network (SDN) with timestamps provided by the Time Communication Network (TCN). In addition, all acquired data 0018-9499 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. and calculated parameters are streamed to the data archiver via the Data Archive Network (DAN).
II. IMPLEMENTATION
From the requirements described above, the FC diagnostic use case demands a PCF capable of high-speed analog data acquisition, real-time preprocessing [7] , real-time timestamping, and high-bandwidth data streaming. Following the standards and guidelines presented in the PCDH, such a PCF has been developed meeting the following key requirements:
• Implementation with hardware selected from the ITER Catalog of I&C Products for PCF.
• Compliance with interface specifications for standard I&C Cubical hardware and designated CODAC networks.
• Development of system application, device drivers, platform software, and Field Programmable Gate Array (FPGA) firmware in adherence to the guidelines for Software Engineering and Quality Assurance (SEQA) for CODAC. The PCF is built using PXI Express (PXIe) platform with the following hardware selected from the ITER Catalog of I&C Products for Fast Controllers (see Fig. 1 ):
• PICMG v1.3 host computer running CODAC Core System software.
• 18-slot PXIe chassis (PXIe-1065).
• PXIe module providing PCIe link from chassis to host computer (NI PCIe-8372 and NI PXIe-8360).
• PXI timing and synchronization module using CCS software, running on the PICMG computer, performs the management and control of the hardware devices, orchestrating the synchronization between the timing and data acquisition (DAQ) devices. All the software implementation, fully compliant with PCDH, is based on Experimental Physics and Industrial Control System (EPICS) [9] and Nominal Device Support (NDS) [10] based on asynDriver [9] technology. This new EPICS module is described later.
A. Data Acquisition and FPGA Preprocessing
Data acquisition and preprocessing are accomplished using FlexRIO technology. FlexRIO combines high-speed analog-todigital (ADCs) converters on the NI 5761 front end adapter module, with a user programmable FPGA on the PXIe-7966R board. Development of the FPGA firmware for the FlexRIO FPGA Module is performed on a Windows host computer with the National Instruments LabVIEW graphical development environment and LabVIEW FPGA Module [11] . To ensure compatibility between the EPICS record data base configuration and the FlexRIO, design and deployment of the FPGA firmware follow the RIO/FlexRIO design methodology [12] . By using this abstraction framework, the hardware implementation on the FPGA operates as a black box under EPICS device support. Once the LabVIEW source code is compiled, a bitfile stream and a header file with mapping resources information are obtained. The bitfile and the header file are placed into the correct path of the FC software unit at CCS. See Fig. 3 .
The FPGA firmware's primary functionalities are acquisition, filtering/decimation, processing and data transfer. The data acquisition reads digitized data from the 5761 FlexRIO Adapter Module at a rate of 125 MS/s. Acquisition starts by either software or hardware triggers, the latter of which are received from the PXI IEEE 1588 module over the PXIe chassis backplane. Using a programmable Finite Impulse Response (FIR) filter, acquired data are low pass filtered at one of three selectable cutoff frequencies, which only two has been required: 1.25 MHz, and 12.5 MHz. Optional downsampling is accomplished based on a user specified integer decimation factor. The processing implemented in the FPGA executes the three pulse counting methods described below:
• The previous period's current mode measurement is used as the average signal amplitude. This measurement is implemented on channel 1.
• Current Mode: Measures the average of the signal amplitude over a 1 ms period. This is calculated by taking the summation of signal amplitudes over a 1 ms period and dividing by the number of samples taken. This measurement is implemented on channel 2. Finally, in order to provide real-time timestamping for these three measurements, the FPGA generates a digital pulse in one of the PXI trigger lines at the end of each 1 ms measurement period. The rising edge of this pulse is timestamped using PXI-6682 module. The host software correlates this timestamp with its associated measurement.
B. Software Development
All the software implementation has been achieved according to the CODAC Core System application development user guide. However, a new EPICS module has been used for the development, according to ITER requirements. This new software requirement makes EPICS device support development different from previous IOC software units already implemented for CCS [13] . This new EPICS module (NDS) [10] , developed by ITER CODAC, provides a set of C++ classes that simplify the development of EPICS device support using the asynDriver [9] interface. This software has been designed to interface with PCF timing and DAQ devices by means of a device class and channel classes according to the I/O device interfaces. This provides an easy way to interface record database templates, with hardware devices. NDS gets powerful usability when joined to the RIO/FlexRIO design methodology. First, there is a FPGA hardware implementation recognition, mapping all the resources to the device data structure (See Fig. 2 ). Secondly the NDS provides a software architecture based in C++ classes, that permits the management of all EPICS interfaces under a reconfigurable state machine according to the specific device behavior.
The result of integrating the RIO/FlexRIO design methodology and NDS is the ndsRIO EPICS device library. This EPICS library allows easy deployment of EPICS IOC applications for FlexRIO devices that are compliant with ITER CCS integration philosophy [14] .
ndsRIO-FC is the IOC EPICS application for the FC based neutron diagnostic use case. This IOC application uses the ndsRIO library to support the FPGA implementation in the PXIe-7966 FlexRIO device. The ndsRIO-FC software unit works as follows.
NDS instantiates a device class, registering all the device Process Variable (PV) handlers and the device state machine handlers. NDS provides this class [10] , where all the source code related to the FlexRIO device initialization, using the previous methodology used in the NIRIO-EDS based on asynDriver [12] , [13] , is instantiated. The PV handlers are device class methods where PV asyn-interfaces are encapsulated by NDS, and the state machine handlers are the methods which are executed every device state transition occurs. After FPGA resources are mapped, NDS initializes the asynDriver interfaces, connecting the resources found with the record database. DMA channels and I/O registers are correctly addressed to be handled by PVs, or dedicated DMA threads. In the same way that the NIRIO-EDS has been designed, the ndsRIO library launches a thread by every group of channels detected in the FPGA. In this case the FPGA implementation has only one group of analog inputs with four channels packaged in one DMA, therefore, one thread for data acquisition is launched in this use case for data acquisition purpose. Communication with the FlexRIO FPGA Module and FAM is supported by the NI-RIO driver through the FPGA Interface C API and the NiFlexRIO library that contains utilities to identify and program some properties of the adapter module.
Device class initialization launches two threads: the timestamping thread (TSthread), and the DMA thread as it has been explained above. DMA thread configured with maximum EPICS thread priority (see Fig. 3 ), checks by polling a RAM memory FIFO where the DMA channel puts all data acquired by the FPGA. This DMA data movement is implemented using the master bus capability of the FlexRIO device. This polling is made with a period time shorter than the required one, to retrieve a fixed number of samples acquired. The sleep value for this polling is calculated taking into account the sampling rate and the number of the samples to be read in once. Although only three channels are required by the FC application, all four DAQ channels can be packaged and sent by a DMA channel in a 64-bit word. The option of using DMA data transfer for monitoring the acquired raw data can be configured by an EPICS PV.
The timestamping thread is used only for reading timestamps from PXI-6682 PTP-V2 timing module. This action, supported by the NI-Sync device driver, is performed using the Linux poll() function conformed with POSIX 1-2001 (see Fig. 4 ). Once the timestamp of the last millisecond measurements is provided, the thread sets three EPICS events, notifying the channel classes that they have a new measurement to read. Each of these channels implement its corresponding results (pulse, campbelling, or current counts) reading from the FPGA registers. After that, every channel class applies a scaling factor to get measurement results in Volts. An extra scaling factor conversion is applied that can be configured by EPICS PVs to provide the desired units. Finally, these classes publish the Fig. 4 . ndsRIO-FC mechanism to correlate real-time timestamps to the pulse count, campbelling count, and current count measurements.
actual measurements with their real-time timestamps along with a waveform containing the last 1000 measurements, every second.
This first software implementation, for the fission chamber use case application, has been implemented without Messaging Real-Time and Grid (MRG) Linux version. After testing hardware real time preprocessing and new NDS software layer, next steps will focus in the use of the real time Linux kernel profile to achieve the best performance.
According to the st.cmd EPICS configuration, the ndsRIO-FC instantiates all channel classes. The ndsRIO library supports analog input interfaces that correspond to the front end physical interface of the FAM, and auxiliary analog I/O that corresponds to I/O FPGA registers.
All the functionalities supported by the ndsRIO-FC application controlling the FPGA implementation can be accessed through an Operator Panel Interface (OPI). Control System Studio (CSS) is the software that implements client Channel Access (CA) using the OPI file. This human interface permits the following functionalities.
Although the FPGA implementation supports hardware trigger through a PXI trigger line, it is also possible to use a software trigger, element 1 (#1) in Fig. 5 . Thresholds for the pulse detection width and height can be configured (#7). Filter enabling and cutoff frequencies can be configured through widgets (#3) and (#4), and downsampling via widget (#2). All the information about the hardware device, such as firmware hardware revision, bitfile version, device model, device temperature, and status is monitored through widgets in (#9). Device and channels are controlled by PV messages, as required by NDS. Widgets (#8) and (#10) are for this purpose. Before publishing the measurements, these can be scaled by an extra scaling factor, in order to obtain the proper engineering units for the diagnostic results. This is configured via widgets (#11), (#12), and (#13). For test purposes, it is possible to monitor the acquired raw data acquired via widget (#15). Due to the high sampling rate that the DAQ reaches, these EPICS published waveforms can be decimated by a number of blocks configured on widget (#5). Additionally, it is possible to disable the DMA data transfer to the host computer. The time analysis in this case is required every 1 ms and can be changed in widget (#6). The scaled measurement results are monitored on widgets (#17), (#18), and (#19).
III. RESULTS
The FC based neutron diagnostic use case has been tested to check all established requirements. The main functions checked are:, a) the real-time measurements performed by the FPGA embedded in the NI PXIe-7966R FlexRIO module and b) the real-time timestamp generation provided by the NI PXI-6682 timing module. Beside these two main functionalities, a list of requisites, like device control and monitoring, have been checked by means of the OPI panel described in Fig. 5 . The setup used to test the two main features of the FC application is depicted in Fig. 6 .
The setup consists of the PCF, a PTP master clock, and the measurement instruments. The PCF is the PICMG computer with CCS 4.1 and ndsRIO-FC IOC application, connected to a PXIe chassis housing the PXIe − 7966R + NI5761 and PXI-6682 modules. A PTP-V2 master clock (Hirschman) connected to the timing board, is used to get time synchronization. A Lecroy arbitrary waveform generator (ArbStudio 1104D) is connected (2 output channels) to channel 0 and 1 of the NI 5761 (FAM). The waveform generator is used to generate predefined signal patterns, to check that the pulse, campbelling, and current counts are correctly measured. A 2GS/s oscilloscope is used to check that all generated signal patterns are correct, and to check that every millisecond a digital pulse is generated by the FPGA and routed to the timing board for timestamping generation.
A. Pulse, Campbelling, and Current Count Tests
Pulse counting, as described in a previous section, consists of detecting pulses with a specified width and height profile. Two signal pattern characterized by a Gaussian distribution shape, are used to test the pulse counting measurement. The first signal pattern is formed with four gaussian pulses, (200 samples per pulse) with distributed vector from 0 to 50, a mean value of 20, and a std dev of 2 per pulse, (see Fig. 7 ).
This signal pattern is generated at 100 MHz and is connected to channel 0. Previously, the correct generation of the signal is checked with an oscilloscope (see Fig. 11(a) ). The width and height threshold parameters to detect the pulses are: minimum amplitude of 85 mV, and maximum amplitude of 0.22 V; minimum width of 80 ns, and maximum width of 240 ns. For this first signal pattern the measurement is showed in Fig. 8 .
The second signal pattern is composed by two pulses like the first case, and two pulses with same parameters but a std dev of 5 (see Fig. 9 ). Previously to connect the signal to the channel 0, the signal is checked with an oscilloscope, see Fig. 11(b) .
Leaving the same threshold parameters configured, the new Gaussian pulses shouldn't be detected, because they don't reach the minimum height threshold as Fig. 9 shows.
The Fig. 10 shows the results of the measurement with the second signal pattern, in which only the pulses with a std dev of 2 are detected.
Campbelling and current measurements require two signals from the Lecroy waveform generator to analog inputs channels 1 and 2. Both signals have to be generated at the same time. Signal 1, for campbelling measurement test, is connected to the analog input 1. This signal is a 50 kHz sine wave, sampled at 1.25 MHz, with an initial amplitude of 0.1 V. The amplitude increases in 0.5 mV steps every 1250 samples, reaching a final amplitude of 0.6 V. Its graphical representation is plotted in Fig. 12 . Signal 2, for the current measurement test, is connected to analog input channel 2. This signal is a 50 kHz sine wave, sampled at 1.25 MHz, with an amplitude of 0.1 V. The amplitude increases in 0.5 mV steps every 1250 samples. Its graphical representation is plotted in Fig. 13 .
The expected results of these two input signals are an exponential ramp for campbelling measurement, due to the to squared RMS of a sine signal with increasing amplitude. See Fig. 14 .
Due to the integration of the sine signal with an incremental offset, the result has to be a ramp of the offset value. See Fig. 15 .
B. Timestamp Tests
The real-time measurements obtained from the FPGA require corresponding real-time timestamps from the timing module. Checking the performance of this functionality is not trivial. Two procedures have been applied. The first, implemented by hardware on the timing module, consists of routing the PXI trigger line number 2 to the PFI front end terminal. The FPGA generates a digital pulse every millisecond on PXI trigger 2, resulting in a timestamp from the timing module. An oscilloscope is connected to the PFI terminal to check that a pulse is produced every 1 millisecond. Fig. 16 shows the signal generated by the FPGA on PXI trigger line 2. To check that the timestamp values are correctly generated and retrieved by the timing module, a simple software algorithm has been implemented in the TSthread. This algorithm checks that every timestamp value has a difference of 1 ms with respect to the previous timestamp.
IV. CONCLUSIONS
To maintain proper control of the tokamak plasma, ITER fusion diagnostics must deliver accurate measurement results under strict timing constraints. The example developed for the FC based neutron diagnostic use case [15] , achieves strict real-time requirements through the use of FlexRIO embedded FPGA technology andPTP-V2 standard on the PXI platform. Management of these PXI modules has been implemented using RIO/FlexRIO design methodology and the new NDS EPICS module. Leveraging a previous version of RIO EPICS device support, a new EPICS library, ndsRIO, has been designed. The library uses NDS for fast, easy design and deployment of ITER CCS IOC applications with FlexRIO devices.
